Ask
Login
TAGGED IN

Digital System Design

Follow this tag to get notifications whenever a new post is added

ALL TAGS
0
votes
1
answer
4.9k
views
1
answer
Design a VHDL Code for 4:2 Encoders.
digital system design updated 3.2 years ago by pedsangini276 • 4.8k
0
votes
1
answer
4.5k
views
1
answer
Design a VHDL Code for 2:4 Decoders.
digital system design updated 3.2 years ago by pedsangini276 • 4.8k
0
votes
1
answer
4.4k
views
1
answer
Design a VHDL Code for BCD to 7 Segment Decoder.
digital system design updated 3.2 years ago by pedsangini276 • 4.8k
0
votes
1
answer
14k
views
1
answer
Design a VHDL Code for 4 Bit Ripple Carry Adder.
digital system design updated 3.2 years ago by pedsangini276 • 4.8k
0
votes
1
answer
6.2k
views
1
answer
Design a VHDL Code for 4-Bit Up-Counter.
digital system design updated 3.2 years ago by pedsangini276 • 4.8k
0
votes
1
answer
1.3k
views
1
answer
Write Short note on RAM and SRAM architecture. OR Compare RAM v/s SRAM.
digital system design updated 3.2 years ago by pedsangini276 • 4.8k
2
votes
1
answer
12k
views
1
answer
Write Short note on CPLD and FPGA architecture.
digital system design updated 3.2 years ago by pedsangini276 • 4.8k
0
votes
1
answer
4.5k
views
1
answer
Design Magnitude Comparator using PLAs
digital system design updated 3.2 years ago by pedsangini276 • 4.8k
0
votes
1
answer
12k
views
1
answer
Write Short note on PLA, PAL architecture.
digital system design updated 3.2 years ago by pedsangini276 • 4.8k
0
votes
1
answer
1.4k
views
1
answer
Implement F= (5, 7, 10, 14, 15) and G= (6, 7, 9, 13, 15) Using PLAs.
digital system design updated 3.2 years ago by pedsangini276 • 4.8k
0
votes
1
answer
17k
views
1
answer
Design a VHDL Code for T Flip-Flop.
digital system design updated 3.2 years ago by pedsangini276 • 4.8k
1
vote
1
answer
38k
views
1
answer
Write Short note on ROM & RAM architecture.
digital system design updated 3.2 years ago by pedsangini276 • 4.8k
0
votes
1
answer
10.0k
views
1
answer
Design a VHDL Code for 4-Bit Down-Counter.
digital system design updated 3.2 years ago by pedsangini276 • 4.8k
0
votes
1
answer
2.6k
views
1
answer
Design a VHDL Code for Ring-Counter.
digital system design updated 3.2 years ago by pedsangini276 • 4.8k
0
votes
1
answer
5.6k
views
1
answer
VHDL code for Sequence detector (101) using Moore state machine.
digital system design updated 3.2 years ago by pedsangini276 • 4.8k
1
vote
1
answer
10.0k
views
1
answer
VHDL code for Sequence detector (101) using Mealy state machine.
digital system design updated 3.2 years ago by pedsangini276 • 4.8k
0
votes
1
answer
2.6k
views
1
answer
Write Short note on CPLD
digital system design updated 3.2 years ago by teamques10 ★ 69k
0
votes
1
answer
1.4k
views
1
answer
Eliminate redundant states & draw reduced state diagram
digital system design updated 3.2 years ago by sagarkolekar ★ 11k
0
votes
1
answer
12k
views
1
answer
Write a VHDL Code for JK Flip-Flop.
digital system design updated 3.3 years ago by sagarkolekar ★ 11k
0
votes
1
answer
1.5k
views
1
answer
Explain what is Entity in VHDL is.
digital system design updated 3.3 years ago by teamques10 ★ 69k
1
vote
1
answer
2.3k
views
1
answer
Compose VHDL code for implementation of D Flip-Flop.
digital system design updated 3.3 years ago by pedsangini276 • 4.8k
0
votes
1
answer
529
views
1
answer
What is shift refister? Explain any one type of shift register. Give its application.
digital system design updated 3.9 years ago by teamques10 ★ 69k
0
votes
1
answer
461
views
1
answer
Compare combinational circuit with sequential circuit
digital system design updated 3.9 years ago by teamques10 ★ 69k
0
votes
1
answer
762
views
1
answer
Explain 3:8 decoder
digital system design updated 3.9 years ago by teamques10 ★ 69k
1
vote
1
answer
12k
views
1
answer
Implement the following Boolean function with 8: multiplexer F(A,B,C,D)=?m(0,3,5,6,8,9,10,12,14).
digital system design updated 3.9 years ago by teamques10 ★ 69k
<prev • 86 results • page 2 of 4 • next >