Ask
Login
TAGGED IN

Digital System Design

Follow this tag to get notifications whenever a new post is added

ALL TAGS
0
votes
1
answer
1.2k
views
1
answer
TTL and CMOS logic families.
digital system design updated 2.6 years ago by pedsangini276 • 4.8k
0
votes
1
answer
792
views
1
answer
Carry look ahead adder.
digital system design updated 2.6 years ago by DevarenjiniP • 3.2k
0
votes
1
answer
1.1k
views
1
answer
Draw the data unit for the following RTL description.
digital system design updated 2.6 years ago by pedsangini276 • 4.8k
1
vote
1
answer
15k
views
1
answer
Write a Short Note on Modeling Styles of VHDL.
digital system design updated 2.6 years ago by teamques10 ★ 68k
0
votes
0
answers
6.8k
views
0
answers
(Duplicate) Modelling styles in VHDL
digital system design updated 2.6 years ago by teamques10 ★ 68k
1
vote
1
answer
2.7k
views
1
answer
Draw the standard symbols for ASM charts
digital system design updated 2.6 years ago by teamques10 ★ 68k
1
vote
1
answer
10k
views
1
answer
Write VHDL code for 3:8 decoder with active low truth table
digital system design updated 2.6 years ago by sagarkolekar ★ 11k
0
votes
1
answer
9.3k
views
1
answer
Explain what entity in VHDL is?
digital system design updated 2.6 years ago by pedsangini276 • 4.8k
0
votes
1
answer
762
views
1
answer
3 bit Asynchronous counter.
digital system design updated 2.6 years ago by DevarenjiniP • 3.2k
1
vote
1
answer
11k
views
1
answer
Features of VHDL
digital system design updated 2.6 years ago by DevarenjiniP • 3.2k
2
votes
2
answers
22k
views
2
answers
Differentiate between Mealy Machine and Moore Machine.
digital system design updated 2.7 years ago by yashbeer ★ 11k
0
votes
1
answer
4.5k
views
1
answer
Write a short note on Moore & Mealy Models
digital system design updated 2.7 years ago by yashbeer ★ 11k
1
vote
1
answer
3.0k
views
1
answer
Digital Principles and System Design : Question Paper Dec 2014 - First Year Engineering (Semester 2) | Anna University (AU)
digital system design updated 2.8 years ago by pedsangini276 • 4.8k
0
votes
1
answer
12k
views
1
answer
Design a mealy sequence detector to detect 1010 using D flip-flops & Logic Gates.
digital system design updated 2.8 years ago by pedsangini276 • 4.8k
0
votes
1
answer
1.4k
views
1
answer
Write a note on MSI Asynchronous counter 74LS93
digital system design updated 2.8 years ago by pedsangini276 • 4.8k
0
votes
1
answer
6.9k
views
1
answer
Design a 4 bit Bidirectional Universal MSI Shift Register
digital system design updated 2.8 years ago by pedsangini276 • 4.8k
3
votes
1
answer
3.4k
views
1
answer
Write a Short Note on VHDL.
digital system design updated 2.8 years ago by pedsangini276 • 4.8k
2
votes
1
answer
30k
views
1
answer
Compare Between Concurrent & Sequential Statements
digital system design updated 2.8 years ago by pedsangini276 • 4.8k
0
votes
1
answer
4.6k
views
1
answer
Write a Short Note on Entity & Architecture Declaration of VHDL
digital system design updated 2.8 years ago by pedsangini276 • 4.8k
0
votes
1
answer
13k
views
1
answer
Design a VHDL Code for Multiplexer & Demultiplexer.
digital system design updated 2.8 years ago by pedsangini276 • 4.8k
3
votes
1
answer
40k
views
1
answer
Design a VHDL Code for 4 bit full adder.
digital system design updated 2.8 years ago by pedsangini276 • 4.8k
0
votes
1
answer
1.5k
views
1
answer
Design a VHDL Code for Half Adder.
digital system design updated 2.8 years ago by pedsangini276 • 4.8k
0
votes
1
answer
1.4k
views
1
answer
Design a VHDL Code for Full Adder.
digital system design updated 2.8 years ago by pedsangini276 • 4.8k
0
votes
1
answer
6.4k
views
1
answer
Design a VHDL Code for Half Subtractor.
digital system design updated 2.8 years ago by pedsangini276 • 4.8k
0
votes
1
answer
1.5k
views
1
answer
Design a VHDL Code for Full Subtractor.
digital system design updated 2.8 years ago by pedsangini276 • 4.8k
<prev • 86 results • page 1 of 4 • next >