To determine the (W/L) ratios of the transistors in a typical CMOS SRAM cell as shown in Fig, a number of design criteria must be taken into consideration. The two basic requirements which dictate the (W/L) ratios are: (a) the data-read operation should not destroy the stored information in the SRAM cell, and (b) the cell should allow modification of the stored information during the data-write phase.