Design a synchronous counter which goes through following states using J-K flip flop 0-2-4-6-0 (10m)

4.1kviews

written 6.2 years ago by

teamques10 ★ 68k

modified 4.1 years ago by

ninadsail • 10

digital logic design

ADD COMMENT EDIT

1 Answer

70views

written 6.2 years ago by

teamques10 ★ 68k

modified 6.2 years ago by

sayalikulkarni • 0

enter image description here

ADD COMMENT EDIT

Please log in to add an answer.