Subject :- VLSI Design

Topic :- Data Path Design

Difficulty :- High

Clock distribution networks synchronize the flow of data signals among synchronous data paths. The design of these networks can dramatically affect system-wide performance and reliability. A theoretical background of clock skew is provided in order to better understand how clock distribution networks interact with data paths.

Minimum and maximum timing constraints are developed from the relative timing between the localized clock skew and the data paths. These constraint relationships are reviewed, and compensating design techniques are discussed.

The field of clock distribution network design and analysis can be grouped into a number of subtopics:

1) Circuit and layout techniques for structured custom digital integrated circuits;
2) The automated layout and synthesis of clock distribution networks with application to automated placement and routing of gate arrays, standard cells and larger block-oriented circuits;
3) The analysis and modeling of the timing characteristics of clock distribution networks;
4) The scheduling of the optimal timing characteristics of clock distribution networks based on architectural and functional performance requirements.

Each of these areas is described the clock distribution networks of specific industrial circuits are surveyed and future trends are discussed.