For equal rise time & fall delay time assume $\mu_n=2 \mu_p$ .Draw an inverter equivalent circuit of 3 Input NAND gate & 2 input XOR

2.5kviews

written 6.9 years ago by

sumitagupta128 • 10

modified 2.7 years ago by

sagarkolekar ★ 11k

vlsi design

ADD COMMENT EDIT

Please log in to add an answer.