Write a Short Note on Modeling Styles of VHDL.

1.1kviews

written 3.0 years ago by

sagarkolekar ★ 11k

Modelling styles in VHDL:

1] Structural modelling: in this type of modelling an entity is explained as a set of inter connected component’s.

It shows graphical representation of modules component’s, with their inter connection.
Structural modelling can be used to generate very high level or low level description in ckt. …

Create a free account to keep reading this post.

and 4 others joined a min ago.

ADD COMMENT EDIT