Advanced Microprocessor - May 2012

Computer Engineering (Semester 6)

TOTAL MARKS: 100
TOTAL TIME: 3 HOURS (1) Question 1 is compulsory.
(2) Attempt any four from the remaining questions.
(3) Assume data wherever required.
(4) Figures to the right indicate full marks. 1 (a) Enlist the instruction pairing rules of U and V pipeline in Pentium.(5 marks) 1 (b) Write a short note on Intel's Net burst micro architecture.(5 marks) 1 (c) Draw the data flow graph for computation of integer power Z = Xⁿ of an input number X.(5 marks) 1 (d) States the use of following X 86 flags.
RF, TF, VM, NT, IOPL.(5 marks) 2 (a) Explain how the flushing of pipeline is minimize in Pentium architecture.(10 marks) 2 (b) Explain in brief integer instruction pipeline stages of Pentium processor. List the steps in instruction issue algorithm.(10 marks) 3 (a) Differentiate between Pentium and Pentium pro processor with respect to size of address /data bus, addressable memory, virtual memory, L2 cache, generation, SMP support, integer pipeline stages, no of integer pipes, floating point pipeline stages, no of floating pipes.(10 marks) 3 (b) State the feature of Intel Itanium processor. Draw the block diagram of Itanium processor. Explain in brief.(10 marks) 4 (a) Segmentation and paging in protected mode of 80386 processor. (10 marks) 4 (b) Explain the debug registers of 80386DX processor.(10 marks) 5 (a) Consider following reservation table for unipipeline function.

(i) Find the forbidden set of latencies
(ii) State the collision vector
(iii) Draw the state transition diagram
(iv) List simple cycles and greed cycles
(v) Calculate MAL (maximum average latency). (10 marks) 5 (b) Explain static data flow computer architecture with example.(10 marks) 6 (a) Differentiate between real mode and protected mode of X 86 family.(10 marks) 6 (b) Explain cache organization of Pentium.(10 marks)

Write short notes on:-

7 (a) Structure of segment descriptor (5 marks) 7 (b) USB(5 marks) 7 (c) Layered architecture of SCSI (5 marks) 7 (d) EISA(5 marks)