0
40kviews
Draw the circuit of JK FF using NAND gates and write the truth table

Mumbai University > Information Technology > sem 3> Analog and Digital Circuits

Marks: 4M

Year: Dec15

1 Answer
0
3.2kviews

JK Flip Flop

One of the most useful and versatile flip flop is the JK flip flop the unique features of a JK flip flop are:

  1. If the J and K input are both at 1 and the clock pulse is applied, then the output will change state, regardless of its previous condition.

  2. If both J and K inputs are at 0 and the clock pulse is applied there will be no change in the output. There is no indeterminate condition, in the operation of JK flip flop i.e. it has no ambiguous state. The circuit diagram for a JK flip flop is shown in Figure :

enter image description here

These J and K inputs disable the NAND gates, therefore clock pulse have no effect on the flip flop. In other words, Q returns it last value.

When J = 0 and K = 1,

The upper NAND gate is disabled the lower NAND gate is enabled if Q is 1 therefore, flip flop will be reset (Q = 0 Q =1)if not already in that state.

When J = 1 and K = 0

The lower NAND gate is disabled and the upper NAND gate is enabled if Q is at 1, As a result we will be able to set the flip flop ( Q = 1, Q = 0) if not already set

When J = 1 and K = 1

If Q = 0 the lower NAND gate is disabled the upper NAND gate is enabled. This will set the flip flop and hence Q will be 1. On the other hand if Q = 1, the lower NAND gate is enabled and flip flop will be reset and hence Q will be 0. In other words , when J and K are both high, the clock pulses cause the JK flip flop to toggle. truthtable of JK is shown below:

enter image description here

Excitation table for JK Flip Flop is shown below:

enter image description here

Please log in to add an answer.